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Abstract: The high temperature electrothermal stability and linear mode robustness of 
low voltage discrete power trench MOSFETs is assessed. The linear mode robustness is 
shown to be dependent on the positive temperature coefficient of the subthreshold 
diffusion current and the MOSFET gain factor. The datasheet threshold voltage 
temperature coefficient (VGSTX TC) of a power MOSFET is important because it 
correlates with the linear mode robustness and the zero-temperature-coefficient (ZTC) 
point of the device. The impact of the MOSFET active area and the cell pitch on the 
VGSTX TC is experimentally assessed on fabricated devices. It is shown that the 
magnitude of the VGSTX TC increases as the MOSFET active area increases whereas it 
reduces as the cell pitch increases. The drain voltage at the onset of thermal runaway is 
shown to increase as the VGSTX TC reduces for the same active area thereby making the 
VGSTX TC an indicator of linear mode robustness. Although the gate voltage at the ZTC 
point and the magnitude of the VGSTX TC increases with the MOSFET active area, the 
reduced thermal resistance improves the linear mode robustness. The implication is that 
improved device performance in terms of lower specific on-state resistance (RSPEC in 
Ω.mm2) is at the expense of the linear mode robustness of the power MOSFET since 
lower RSPEC devices have higher gain factors and higher currents are delivered at weaker 
inversion levels (and therefore contain higher proportions of subthreshold diffusion 
currents). In designing power MOSFETs, these parameters must be taken into 
consideration so as to minimize high temperature instability and improve linear mode 
robustness.  
 
 
Index Terms
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I.  INTRODUCTION 
Power MOSFETs exhibit better switching characteristics than bipolars and are thus 
usually preferred for high frequency applications where switching speed is an essential 
application requirement [1, 2]. Power MOSFETs are also known to exhibit better 
electrothermal stability than bipolars because of the positive temperature coefficient of the 
on-state resistance and the breakdown voltage which limits the possibility for thermal 
runaway in the on-state and avalanche respectively. The high temperature performance of 
power MOSFETs is important because some applications require MOSFETs that can operate 
at elevated temperatures with manageable deviation from room temperature characteristics 
while simultaneously exhibiting electrothermal stability in the “linear mode” i.e. constant 
current mode. Examples of such applications include linear regulators, amplifiers and active 
clamps where the power MOSFET is biased at high drain currents and drain voltages as 
opposed to switched mode MOSFETs [3, 4]. The high operating temperature can be due to 
external heat sources and/or MOSFET J.E self-heating where J is the current density and E is 
the electric field strength. The critical MOSFET parameters usually listed on datasheets all 
exhibit temperature dependency e.g. breakdown voltage (BVDSS), on-state resistance (RDSON), 
threshold voltage (VGSTX) and source-drain leakage (IDSS). The threshold voltage typically 
quoted on datasheets (VGSTX) is defined as the gate-source voltage required for delivering a 
pre-defined drain-source current which is usually 250 µA or 1 mA depending on the 
manufacturer. VGSTX depends on the MOSFETs physical parameters and differs from the 
intrinsic or theoretical threshold voltage (VTH) of the MOSFET which is defined as the 
gate-source voltage at which the surface potential is twice the bulk potential (the onset of 
strong inversion) and depends on the body doping, flatband voltage and oxide thickness. Due 
to the physics behind the operation of the power MOSFET, RDSON increases with BVDSS. 
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Trench MOSFETs were therefore developed so as to reduce the RDSON without compromising 
BVDSS, hence cell pitch scaling (reducing the inter-stripe distance) has been used to drive 
forward in this direction [5-9]. Cell pitch scaling improves the gain factor (WµEFFCOX/L) in 
new generation MOSFETs; where W is the width, L is the channel length, COX is the gate 
dielectric capacitance density and µEFF is the effective carrier mobility. Reducing the trench 
pitch reduces the specific on-state resistance (RSPEC in Ω.mm
2
) by increasing the number of 
source-drain conduction paths thereby increasing the current density [9]. However, trench 
MOSFETs have been shown to exhibit less electrothermal stability than planar MOSFETs for 
linear mode applications [3, 4, 10]. In some designs, increasing the active area can be pursued 
as an alternative to reducing trench pitch in delivering low RDSON, however, this also has 
implications for temperature dependencies and linear mode robustness. In this paper, the 
impact of the cell pitch and active area on the VGSTX temperature coefficient and high 
temperature electrothermal stability is assessed. The impact of these parameters on the 
temperature threshold coefficient is used to assess the linear mode robustness of the power 
MOSFETs. 
 
II. DEVICE FABRICATION 
The starting silicon comprising of n
+
 and n
-
 epitaxial layers is chosen to meet the 
requirements of the breakdown-voltage class of the MOSFETs. Device active areas were 
defined and trenches were etched into the silicon wafers. Masks with 4 µm and 6 µm cell 
pitches were used in the fabrication process with 25 mm
2
 and 49 mm
2
 area MOSFETs. Silicon 
dioxide layers were grown by thermal oxidation thereby forming the gate oxide after which 
the polysilicon gates were deposited and planarised. The p-body implant was done to target 
the room temperature threshold voltage. Then followed the source n
+
 implant, anneal, TEOS 
deposition, contact window definition, contact etch and source metal deposition. The 
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MOSFETs were packaged in standard TO-220 packages with the 3 pins for the source, gate 
and drain contacts. Three aluminum wires were bonded on the source metal as shown in Fig. 
1 where a picture of the processed MOSFET can be seen. Fig. 2 shows a cross-sectional SEM 
image of the processed power MOSFET with the trench, gate poly, source epitaxial layer and 
TEOS passivation labeled. The breakdown voltage of the MOSFETs was confirmed to be 
approximately 25 V as shown in Fig. 3 where the drain current is shown as a function of the 
drain voltage for the 25 mm
2
 MOSFET with the 4 μm cell pitch. When the breakdown voltage 
is reached as the drain voltage is ramped, the high electric field causes impact ionization 
which triggers an avalanche current. 
 
III. ELECTRICAL RESULTS AND DISCUSSION 
The VTH and VGSTX of the power MOSFET have negative temperature coefficients since 
they reduce in magnitude as the MOSFET’s temperature increases [11]. The negative 
temperature coefficient of VTH is due to the increased intrinsic carrier concentration from the 
reduction of the semiconductor energy bandgap whereas the negative temperature coefficient 
of VGSTX is due to diffusion contribution to IDS at low levels of channel inversion. Depending 
on the bias terminals of a MOSFET, IDS comprises of both diffusion and drift components in 
varying proportions. A single-piece MOSFET model valid from weak inversion to strong 
inversion can be used to model the respective contributions of the drift and diffusion currents 
[12]. 
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where VGS is the gate-source voltage, VDS is the drain-source voltage, IDS is the drain-source 
current, q is the electronic charge, T is the temperature, KB is the Boltzmann’s constant, ΦTH is 
the thermal voltage and m is the body factor. When VGS is positive but below the VTH, the 
source-channel junction is forward biased while the drain-channel junction is reverse biased. 
If VDS is greater in magnitude than the potential difference between the gate voltage and the 
threshold voltage (VGS-VTH), the drain end of the channel is fully depleted. The current that 
flows through the device therefore depends on the carrier concentration gradient between the 
drain and the source. A diffusion current thus flows from the source to the drain which can be 
derived from (1) by assuming that the exponential terms are less than 1 and   xx 1ln  
[12].  









TH
THGS
TH
S
ASiEFF
DS
m
VVNq
L
W
I exp
2
2
2


     (2) 
where NA is the channel doping density and ΦS is the MOSFET surface potential. The 
MOSFET operates similar to a bipolar transistor in the sense that electrons are injected from 
the source into the channel similar to a forward biased emitter-base junction. The carriers 
diffuse across the channel to the drain terminal where a reverse biased drain-body pn junction 
sweeps the electrons into the drain as in a reverse biased collector-base junction. It can be 
seen in (2) that the diffusion current is proportional to the square of the temperature through 
the thermal voltage. Hence, a MOSFET biased in weak inversion, like a bipolar transistor, is 
more susceptible to thermal runaway because the current increases with temperature [13]. 
Because IDS at threshold contains a significant diffusion contribution, at higher temperatures 
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the magnitude of VGS required to deliver a pre-defined current is reduced; hence, the VGSTX is 
reduced. This positive feedback loop between the diffusion current and the temperature makes 
MOSFET operation in region of high VDS, high IDS and/or low VGS unstable since it is a 
self-amplifying or regenerative process. This is why power MOSFETs are known to be prone 
to localized thermal runaway when operating in the region of high VDS. Because of this, the 
forward-biased safe operating area (FBSOA) is usually specified on datasheets. The FBSOA 
defines the capability of the power MOSFET to operate in the linear mode and is sometimes 
referred to as linear mode robustness. The term “linear mode robustness” must be taken with 
caution because power MOSFET engineers regard the saturation point (VDS> VGS-VTH) as the 
linear mode (as in bipolars) whereas IC engineers regard the triode region (VDS<VGS-VTH) as 
the linear mode. Fig. 4 shows the output characteristics (IDS as a function of VDS for different 
VGS) of one of the trench MOSFETs under investigation with the triode and saturation regions 
in the graph labeled. MOSFET switches operate primarily between points A and B of the 
load-line shown in Fig. 4 whereas linear mode MOSFETs can operate anywhere in region C. 
Furthermore, the high power density in the linear mode (due to high IDSVDS ) increases the 
temperature through J.E self-heating thereby increasing the likelihood of thermal runaway. 
Fig. 5(a) shows a pictorial depiction of this self-amplifying or regenerative process that leads 
to thermal runaway in the linear mode. Fig. 5(b) shows an example of a 25 mm
2
 power 
MOSFET that has been deliberately driven into thermal runaway by extended linear mode 
stressing. The failure signature is usually a fusion burn mark on the metal surface caused by 
very high temperatures localized to the failure point. An ideal power MOSFET should share 
the current equally between all the trenches; however, variations between the cells result in 
unequal current distribution. These variations could be due to the spreading resistance in the 
source metallization as the current is distributed from the bond wires into the MOSFET, 
variations in the gate resistance, voids in the solder between the drain and the package 
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substrate, particles on the wafer during processing causing variations in local parameters like 
oxide thickness, trench depth, p-body doping or even ionic contaminants that lodge anywhere 
in the MOSFET. If these process imperfections cause a reduction in the local VTH of the 
affected trench, then that part of the device becomes susceptible to thermal runaway in the 
linear mode. This is because subthreshold conduction will cause increased local temperatures 
which feeds back positively to the localized drain current as shown in Fig. 5(a).  
As VGS is increased, the diffusion contribution of the IDS reduces whilst the drift 
contribution increases. When a sufficiently high VGS uniformly inverts the channel from the 
source to the drain, the MOSFET acts like a linear resistor and IDS is dominated by the drift 
component. This is the triode part of the output characteristics labeled on the loadline in Fig. 4 
as point B. When the MOSFET is in strong inversion, the exponential terms are much greater 
than unity and (1) reduces to the recognizable equation for the MOSFET. 
  DSDSTHGS
OXEFF
DS VmVVV
L
CW
I 

      (3) 
This is usually the case in applications where the MOSFET is used as a switch with RDSON 
simply computed as VDS/IDS. This mode of operation is inherently stable and is significantly 
less prone to thermal runaway due to the negative temperature coefficient of the effective 
mobility. Any localized increase in IDS causes J.E self-heating, which exacerbates phonon 
scattering and hence reduces the effective mobility by reducing the carrier relaxation time. 
The reduction in effective mobility is translated into a reduction in IDS, which in turn reduces 
the temperature of the trench i.e. it is self-regulating.  
 In the saturation regime (linear mode for power MOSFET engineers), the drain 
 9 
current can be described by the well known equation 
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The temperature dependence of the saturation drain current can be expressed as 
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It was shown by Consoli et al [14], that the maximum current temperature coefficient is 
proportional to the square of δVTH/δT and proportional to WµEFFCOX/L. Hence for power 
MOSFETs biased in the saturation regime, the interplay between the VTH temperature 
coefficient and the µEFF dependence on temperature determines the linear mode robustness. 
It can be seen from (2) that IDS is exponentially dependent on VGS in weak inversion 
and from (3) that IDS is linearly dependent on VGS in strong inversion. As a result, RDSON 
reduces very rapidly as VGS is increased in the subthreshold and less rapidly in strong 
inversion. This is shown graphically in Fig. 6 where RDSON is shown as a function of VGS. 
Hence, δRDSON/δVGS decreases as the inversion level increases i.e. the responsiveness of the 
channel resistance reduces with increasing VGS. If the power MOSFET is operating in the 
region close to subthreshold diffusion labeled in Fig. 6 (high δRDSON/δVGS), it is possible for 
the RDSON to vary considerably between the individual trenches due to local variations in VTH 
as a result of the process imperfections described earlier. This encourages thermal runaway 
(even at low power densities) due to current crowding since electrons will always be diverted 
to the cell with the least resistance. The J.E self-heating generated from current crowding 
triggers the cycle shown in Fig. 5(a) and the kind of thermal destruction shown in Fig. 5(b). 
 10 
The greater the variation in RDSON between neighboring trenches, the greater the likelihood of 
the thermal runaway cycle depicted in Fig. 5(a) occurring at low power densities. As the 
inversion level increases (δRDSON/δVGS reduces), the RDSON difference between the trenches is 
reduced; hence, thermal stability is improved. 
The reduction in VTH at elevated temperatures increases the drain current (IDS), which 
acts in opposition to the negative temperature coefficient of the μEFF. Hence, the magnitude of 
the gate voltage bias of the power MOSFET will determine which mechanism is dominant. If 
the MOSFET is biased in subthreshold, then the negative temperature coefficient of VTH 
dominates because of the subthreshold diffusion current. In this case, the MOSFET is 
susceptible to thermal runaway as in Fig. 5(a). However, if the MOSFET is biased in strong 
inversion (above threshold, VGS >> VTH), then the self-limiting nature of the negative 
temperature coefficient of μEFF dominates and thermal run-away/hot spots become less likely 
since J.E heating reduces IDS. The zero-temperature-coefficient (ZTC) is the bias point where 
the IDS is independent of the temperature due to the fact that both effects are equal and 
opposite [15, 16]. Fig. 7 shows the gate transfer characteristics of the power MOSFET at 
25 °C and 185 °C. The intersection point between the IDS at both temperatures is the ZTC as 
labeled in Fig. 7 and occurs at a VGS of 6.5 V. The bias points below the ZTC are the region of 
δIDS/δT > 0 and is thus thermally unstable [10]. The bias points above the ZTC are the region 
of δIDS/δT < 0 and are thus thermally stable. The high temperature VGSTX (or the δVGSTX/δT) of 
the power MOSFET can be used as one of the indicators of the linear-mode robustness of the 
device with a given active area. The lower the high temperature VGSTX of the MOSFET (or the 
higher the δVGSTX/δT), the more susceptible it will be to thermal runaway in the linear mode as 
in Fig. 5(a). Mathematical models presented by Consoli et al [14] showed that the VTH 
temperature coefficient (δVTH/δT) determined when current temperature coefficient (δJ/δT) 
changed polarity from positive (thermal instability) to negative (thermal stability) with 
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δJ/δT=0 being the ZTC. It was shown in [14] that the drain current range over which there is 
thermal instability  (δJ/δT > 0) is proportional to the square of δVTH/δT and that the features 
that led to lower RDSON (higher gain factor) made the devices less robust in the linear mode.  
Impact of cell pitch: Variable temperature measurements were done on 30 samples each of 
25 mm
2
 power MOSFETs with 4 μm and 6 μm cell pitch so as to investigate the impact of the 
pitch on the VGSTX temperature coefficient. The VGSTX is studied because this is what is usually 
quoted on datasheets and this is what designers usually work with. Since application 
engineers are usually not concerned with the theoretical VTH and are more concerned with 
current delivery, the behavior of VGSTX is more pertinent. In order to ensure the statistical 
integrity of the analysis, the standard deviation of VGSTX was calculated over the sample set. 
The VGSTX standard deviation did not exceed 1.8% of the average VGSTX hence there is 
confidence that the analysis is not affected by outliers. VGSTX was normalized over the 
temperature range by dividing the values by the VGSTX at 25 °C. Fig. 8 shows the normalized 
average VGSTX as a function of temperature for power MOSFETs with the different cell pitches. 
It can be seen from Fig. 8 that both MOSFETs have equal VGSTX at -55 °C. However, as the 
mounting base temperature is increased to 185 °C, VGSTX falls by 50% and 66% in the 6 μm 
and 4 μm trench pitch MOSFETs respectively. Hence, as the pitch is reduced from 6 μm to 4 
μm, the magnitude of the temperature coefficient of the VGSTX increases from 9.4 mVK
-1
 to 
10.9 mVK
-1 
thereby indicating that the susceptibility to linear mode robustness failure 
increases as the cell pitch is reduced. Also, the VGS at the ZTC intersection point is 6.5 V for 
the 4 μm pitch MOSFET and 4.3 V for the 6 μm pitch power MOSFET thereby further 
indicating better electrothermal stability for the larger pitch device. The inversion level 
required to deliver a predefined current will reduce as the cell pitch reduces thus increasing 
the diffusion component of IDS. As the cell pitch is reduced and the number of cells in the 
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MOSFET is increased, the current in each cell at a given drain current will be lower for the 
MOSFETs with the smaller cell pitches. As a result, the current per unit cell in the 4 μm pitch 
MOSFET at VGSTX is lower (more diffusion current at weaker inversion levels) and therefore 
more prone to temperature instability than the 6 μm pitch MOSFET. Solving (5) for the 
maximum IDS temperature coefficient yields [14, 17] 
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Increasing the number of cells in a MOSFET is analogous to increasing W and the gain factor 
(2K) of the MOSFET. It was also shown in [14], that the drain current at ZTC (i.e. the range 
of IDS over which δIDS/δT > 0) is proportional to the maximum δIDS/δT and is also therefore 
proportional to the gain factor. The result of this is a trade-off between RDSON and linear mode 
robustness hence; the application requirement will determine which parameter is more 
important.  
Impact of active area: Variable temperature measurements were performed on 30 samples 
each of 4 μm pitch MOSFETs with 25 mm2 and 49 mm2 area (21 mm2 and 45mm2 active 
area) so as to investigate the impact of the active area on high temperature performance. As 
with the previous samples, the standard deviation of VGSTX did not exceed 1.5% of the average 
VGSTX. Fig. 9 shows the normalized average VGSTX as a function of the temperature for the 25 
mm
2
 and 49 mm
2
 area MOSFETs. It can be seen from Fig. 9 that the magnitude of the VGSTX 
temperature coefficient of the 49 mm
2
 MOSFET is larger since its high temperature VGSTX is 
15% lower than that of the 25 mm
2
 MOSFET. The magnitude of the VGSTX temperature 
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coefficient of the 49 mm
2
 power MOSFET is 13.9 mVK
-1
 whereas that of the 25 mm
2
 power 
MOSFET is 10.9 mVK
-1
. The VGS at the ZTC intersection point increases from 6.5 V for the 
25 mm
2
 MOSFET to 8.4 V for the 49 mm
2
 MOSFET. Increasing the active area of the 
MOSFET reduces the RDSON since a larger active area draws more current. As in the case with 
cell pitch reduction, this increases the ZTC intersection point and the magnitude of the VGSTX 
temperature coefficient since the larger area MOSFET has a lower VGSTX at 185 °C. The VGSTX 
of the power MOSFET is reached in the 49 mm
2
 MOSFET at a weaker inversion level (i.e. 
smaller current density) and hence, with a greater diffusion component than the 25 mm
2
 
MOSFET. The 49 mm
2
 MOSFET will also have a higher gain factor, which has been shown 
to be detrimental for linear mode electrothermal stability. However, the impact of this on the 
linear mode robustness is not immediately clear since the added thermal mass and reduced 
power density (in W/mm
2
) of the 49 mm
2
 power MOSFET means less average J.E 
self-heating. The reduced thermal resistance counteracts the impact of the higher ZTC 
intersection point and the higher VTH temperature coefficient. It was shown by Spirito et al 
[17], that thermal runaway occurs for the following conditions 
THDS
DS
RVT
I 1



         (7) 
where RTH is the thermal resistance of the MOSFET. Although increasing the size of the 
MOSFET increases δIDS/δT according to (6), however, it also reduces RTH. The linear mode 
stressing in the next section reveals which mechanism is dominant. 
 The linear mode robustness of the MOSFETs is evaluated by ramping up the drain 
voltage of the MOSFET while keeping VGS constant. A DC supply voltage is connected to the 
gate and kept constant at 6 V while the drain voltage is incrementally raised at 250 mV steps 
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and applied for duration of 2 seconds (approximating DC). A VGS of 6 V is chosen so that 
there is sufficient current (10 A) to warm up the device and increase the possibility of thermal 
runaway during the 2 second drain pulse. The drain-source current reading is taken from the 
drain supply meter which indicates thermal runaway by a rapid rise in current and a 
simultaneous drop in voltage i.e. the MOSFET is now short circuited between the drain and 
the source. As VDS is increased, the diffusion current increases and the MOSFET is driven 
from the triode region into saturation and the drain end of the channel is driven into depletion 
and subthreshold. The value of VDS at which the MOSFET fails due to thermal runaway is 
taken as the measure of the linear mode robustness. This experiment was performed over a 
sample set of 10 MOSFETs for each cell pitch and active area. So as to ensure that the sample 
set was free of maverick devices and all MOSFETs were of high quality, all the MOSFETs 
were subjected to uniformity tests which ensured that there were no outliers. The results of the 
thermal runaway experiment can be seen in Fig. 10 where the distributions are shown for the 
4 μm and 6 μm cell pitch MOSFETs with 25 mm2 and 49 mm2 active area. The maximum VDS 
at the onset of thermal runaway have been normalized by dividing by the VDS of the highest 
performing devices in the sample set. The 49 mm
2
 MOSFETs on average require 80% more 
VDS to reach thermal runaway because of their larger thermal mass (hence lower average 
temperatures). However for the same active areas, the 6 μm pitch devices exhibited better 
linear mode robustness compared with the 4 μm pitch devices. For the 25 mm2 area 
MOSFETs, the VDS at the onset of thermal runaway for the 6 μm pitch was on average 18% 
higher than that of the 4 μm pitch devices. The standard deviations of the measured data from 
the 10 MOSFETs did not exceed 4.6% of the average. For the 49 mm
2
 MOSFETs, the average 
VDS at the onset of thermal runaway was on average 10% higher for 6 μm pitch MOSFETs. 
These results show that larger pitch MOSFETs with the same active area exhibit better linear 
mode robustness. They also show that the VGSTX temperature coefficient and ZTC intersection 
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point can be used as indicators of linear mode robustness. More work will have to be done on 
quantifying this correlation. 
CONCLUSIONS 
It has been shown that power MOSFETs suffer thermal runaway in the linear mode 
due to subthreshold diffusion currents that exhibit positive temperature coefficients and due to 
the negative threshold temperature coefficients. The high δRDSON/δVGS in the subthreshold 
regime (weak inversion) means that small variations in threshold between individual cells 
greatly increases the likelihood of current crowding and thermal runaway compared with the 
low δRDSON/δVGS in the triode regime (strong inversion). The high temperature characteristics 
of trench power MOSFETs have been studied as functions of the cell pitch and the active area. 
Reducing the cell pitch from 6 μm to 4 μm increases the magnitude of the VGSTX temperature 
coefficient whereas increasing the MOSFET area from 25 mm
2
 to 49 mm
2
 increases the 
magnitude of the VGSTX temperature coefficient. It has been shown that MOSFETs of the same 
active area with larger cell pitches have lower ZTC points and exhibit better linear mode 
robustness since higher drain voltages are required to trigger thermal runaway in the linear 
mode. Although increasing the active area of a MOSFET increases the ZTC point and the 
magnitude of the VGSTX temperature coefficient, the larger thermal mass and reduced thermal 
resistance increases the maximum drain voltage at the onset of thermal runaway. Operating at 
low current densities increases the likelihood of thermal runaway because the positive IDS 
temperature coefficient increases as the current density is reduced. Since reducing the cell 
pitch reduces the current per unit cell for a given current without changing the thermal 
resistance, new generation MOSFETs with low specific RDSON tend to exhibit less 
electrothermal robustness in the linear mode. A correlation between the VGSTX temperature 
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coefficient, the ZTC and the maximum VDS at the onset of thermal runaway has been 
established.  
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Fig. 1. 25 mm
2
 power MOSFETs with 3 source wires and a gate bond wire. The back side 
contact acts as the drain terminal. 
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Fig. 2. Cross-sectional SEM image of the discrete trench power MOSFETs showing the 
polysilicon gate, the passivation and source metalisation. 
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Fig. 3. The MOSFET drain current as a function of the drain voltage showing avalanche 
breakdown at 25 V. 
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Fig. 4. The drain current as a function of the drain voltage for the 25 mm
2
 4 µm pitch 
MOSFETs showing the bias regions prone to thermal runaway.  
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Fig. 5(a). An illustration of the thermal runaway cycle showing how localized self-heating 
causes an increase in temperature, reduction in the threshold voltage and increase in drain 
current.  
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Fig. 5(b). A MOSFET that has been deliberately destroyed by thermal runaway due to 
subthreshold conduction in the linear mode. Localized high temperatures exceeding the 
intrinsic temperature limit of silicon causes silicon/metal fusion and device failure.  
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Fig. 6. RDSON as a function of the VGS showing the rapid change in RDSON as the device 
switches from weak inversion to strong inversion. RDSON changes very rapidly with VGS in 
weak inversion because the diffusion current is exponentially related to VGS. Small differences 
in VGS between different trenches in subthreshold can cause very large differences in RDSON 
when the MOSFET is in subthreshold. Thermal runaway in this region is very likely. 
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Fig. 7. The gate transfer characteristics of the 4 μm pitch 25 mm2 power MOSFETs at 25 °C 
and 185 °C showing the ZTC. For bias points below the ZTC, dIDS/dT > 0 (thermal 
instability) and for bias points above the ZTC, dIDS/dT < 0 (thermal stability).  
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Fig. 8. The threshold voltage as a function of the temperature for 4 μm and 6 μm trench pitch 
power MOSFETs. The temperature threshold coefficient of the 4 μm pitch power MOSFET is 
25% larger in magnitude than that of the 6 μm pitch power MOSFET thereby indicating less 
linear mode ruggedness with reducing trench pitch. 
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Fig. 9. The threshold voltage as a function of the temperature for 25 mm
2
 and 49 mm
2
 power 
MOSFETs. The temperature threshold coefficient of the 49 mm
2
 MOSFET is 25% larger in 
magnitude than that of the 25 mm
2
 MOSFET thereby indicating less linear mode ruggedness 
with increasing active area. 
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Fig. 10. Histogram distributions showing the maximum VDS at the onset of thermal runaway 
for 25 mm
2
 and 49 mm
2
 MOSFETs with 4 μm and 6 μm cell pitch. The results show that the 
VDS at the onset of thermal runaway is higher for the 6 μm cell pitch MOSFETs compared 
with the 4 μm cell pitch for the same MOSFET size.   
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Fig. 1. 25 mm
2
 power MOSFETs with 3 source wires and a gate bond wire. The back side 
contact acts as the drain terminal. 
 
Fig. 2. Cross-sectional SEM image of the discrete trench power MOSFETs showing the 
polysilicon gate, the passivation and source metalisation. 
 
Fig. 3. The MOSFET drain current as a function of the drain voltage showing avalanche 
breakdown at 25 V. 
 
Fig. 4. The drain current as a function of the drain voltage for the 25 mm
2
 4 µm pitch 
MOSFETs showing the bias regions prone to thermal runaway.  
 
Fig. 5(a). An illustration of the thermal runaway cycle showing how localized self-heating 
causes an increase in temperature, reduction in the threshold voltage and increase in drain 
current.  
 
Fig. 5(b). A MOSFET that has been deliberately destroyed by thermal runaway due to 
subthreshold conduction in the linear mode. Localized high temperatures exceeding the 
intrinsic temperature limit of silicon causes silicon/metal fusion and device failure.  
 
Fig. 6. RDSON as a function of the VGS showing the rapid change in RDSON as the device 
switches from weak inversion to strong inversion. RDSON changes very rapidly with VGS in 
weak inversion because the diffusion current is exponentially related to VGS. Small differences 
in VGS between different trenches in subthreshold can cause very large differences in RDSON 
when the MOSFET is in subthreshold. Thermal runaway in this region is very likely. 
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Fig. 7. The gate transfer characteristics of the 4 μm pitch 25 mm2 power MOSFETs at 25 °C 
and 185 °C showing the ZTC. For bias points below the ZTC, dIDS/dT > 0 (thermal 
instability) and for bias points above the ZTC, dIDS/dT < 0 (thermal stability).  
 
Fig. 8. The threshold voltage as a function of the temperature for 4 μm and 6 μm trench pitch 
power MOSFETs. The temperature threshold coefficient of the 4 μm pitch power MOSFET is 
25% larger in magnitude than that of the 6 μm pitch power MOSFET thereby indicating less 
linear mode ruggedness with reducing trench pitch. 
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Fig. 10. Histogram distributions showing the maximum VDS at the onset of thermal runaway 
for 25 mm
2
 and 49 mm
2
 MOSFETs with 4 μm and 6 μm cell pitch. The results show that the 
VDS at the onset of thermal runaway is higher for the 6 μm cell pitch MOSFETs compared 
with the 4 μm cell pitch for the same MOSFET size.   
 
 
 
 
